Cypress Semiconductor /psoc63 /SAR /INTR_MASK

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTR_MASK

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EOS_MASK)EOS_MASK 0 (OVERFLOW_MASK)OVERFLOW_MASK 0 (FW_COLLISION_MASK)FW_COLLISION_MASK 0 (DSI_COLLISION_MASK)DSI_COLLISION_MASK 0 (INJ_EOC_MASK)INJ_EOC_MASK 0 (INJ_SATURATE_MASK)INJ_SATURATE_MASK 0 (INJ_RANGE_MASK)INJ_RANGE_MASK 0 (INJ_COLLISION_MASK)INJ_COLLISION_MASK

Description

Interrupt mask register.

Fields

EOS_MASK

Mask bit for corresponding bit in interrupt request register.

OVERFLOW_MASK

Mask bit for corresponding bit in interrupt request register.

FW_COLLISION_MASK

Mask bit for corresponding bit in interrupt request register.

DSI_COLLISION_MASK

Mask bit for corresponding bit in interrupt request register.

INJ_EOC_MASK

Mask bit for corresponding bit in interrupt request register.

INJ_SATURATE_MASK

Mask bit for corresponding bit in interrupt request register.

INJ_RANGE_MASK

Mask bit for corresponding bit in interrupt request register.

INJ_COLLISION_MASK

Mask bit for corresponding bit in interrupt request register.

Links

() ()